Compiling Recursion to Reconfigurable Hardware using CLaSH

نویسندگان

  • Ruud Harmsen
  • Tsutomu Maruyama
چکیده

Recursion is an important problem solving technique and implementing it on hardware is not trivial. In this research several methods on how to do this are discussed and one is implemented. The goal is to find out if it is possible to automate the process of making recursion possible on hardware and add this automation to the CλaSH compiler. The CλaSH compiler is a compiler from Haskell to VHDL, Haskell has a much higher level of abstraction than VHDL does, so should give an easier way to implement hardware designs. This compiler is still a work in progress, one of the missing things is support for recursion. This paper shows how to compile simple recursion to a stack-based framework which can be used in CλaSH.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

An Improved Intermediate Representation for Datapath Generation

Traditionally, computer performance is increased by using faster or additional processors. In contrast to this approach, adaptive computers accelerate applications by partially executing operations on reconfigurable hardware. To make these machines actually accessible to software programmers, powerful automatic compile flows are required. This paper motivates a new intermediate representation a...

متن کامل

On Feasibility of Adaptive Level Hardware Evolution for Emergent Fault Tolerant Communication

A permanent physical fault in communication lines usually leads to a failure. The feasibility of evolution of a self organized communication is studied in this paper to defeat this problem. In this case a communication protocol may emerge between blocks and also can adapt itself to environmental changes like physical faults and defects. In spite of faults, blocks may continue to function since ...

متن کامل

Compiling Image Processing Applications to Reconfigurable Hardware

This paper describes the compilation of high-level language programs written in a singleassignment language called SA-C into the binary codes used for programming recon gurable hardware. The primary application domain is image processing. The paper describes the SA-C language, the compiler and the optimizations it performs, the process of converting the intermediate form called data ow graphs i...

متن کامل

FPGA Implementation of JPEG and JPEG2000-Based Dynamic Partial Reconfiguration on SOC for Remote Sensing Satellite On-Board Processing

This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using ne...

متن کامل

Compiling Geometric Algebra Computations into Reconfigurable Hardware Accelerators

Geometric Algebra (GA), a generalization of quaternions and complex numbers, is a very powerful framework for intuitively expressing and manipulating the complex geometric relationships common to engineering problems. However, actual processing of GA expressions is very compute intensive, and acceleration is generally required for practical use. GPUs and FPGAs offer such acceleration, while req...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2012